Introduction: On-chip integrated circuits often need to be tunable to correct for process or temperature variations. However, unpredictable or unknown device characteristics make it hard to implement tunable linear circuits. In modern submicron CMOS technologies, the transistor characteristics can deviate significantly from the ideal behaviour. In this Letter a continuously tunable current divider is presented which is rather insensitive for MOS transistor qualities. Furthermore, the amplitude of the input current may be equal to the bias current. The divider is well suitable for analogue video circuits. where VI-is the threshold voltage. The value of the tune voltage V,,,, is between -V, and V,. The circuit has three special operating points where the t r a d e r is almost linear, namely for Vt,,n, it equals -Vo, V, and close to zero. These points are discussed below.
(i) If V,,,, 5 -Vo, transistor M2 is in parallel with MI, and M3 does not conduct. The input current flows directly to the output without any distortion. The current gain is exactly 1.
(ii) If VI,, equals V,, M2 is turned off. The gate of M3 is grounded, and M3 is in series with M1. It has been proven by Bult and Geelen [l] that a current fed to two transistors in series with the same gate and backgate voltages splits linearly in a ratio determined by the aspect ratios of the MOS transistors, independent of the operation mode (the division technique in [l] is used in a digitally tuned circuit, in contrast to the proposed circuit here, where the tuning is analogue). If V,,,,, is equal to V,, the situation is similar to that described in [l] . The current division between M1 and M3 is inherently linear. Only a fraction of the input current, determined by the aspect ratios of MI and M3, flows to the output. Note that the tuning does not affect the bias current of the circuit.
( 5 ) Besides both extremes, the transfer will also be linear if VI,,, i s approximately zero. For V,,,,, = 0, the current division between M2 and M3 is perfectly linear. However, the current through MI is not a linear fraction of the current through M2 and M3. The transfer from input current to output current is not perfectly linear. However, it appears that, for a tune voltage slightly different from zero, overall compensation will occur, resulting in a low distortion operating point.
The transistor M2 is multifunctional. First, if V,,,,, is slightly larger than -VI], the current division is not linear. The distortion i s mainly determined by the operation modes of the devices. Since M3 is in moderate inversion, it has a rather nonlinear drain-source resistance. The transistor M2 is needed 10 keep the voltage swing across M3 small, resulting in a small current through M3. Secondly, due to M2, an extra low distortion operating point is introduced, as described above. Thirdly, thanks to turning off M2 when V,,,,,, meets V,, the output noise current is reduced since the total impedance is increased. The noise current is determined by the series-connection of M I and M3, disregarding the noise of the bias current.
Meusurement results:
The circuit has been realised in a 0Spm CMOS process. The WIL dimensions, iu pmipm, are indicated in Fig 
The gain G of the circuit is defined by the derivative of the output current to the input current, dItlt,,/dl,n. In Fig. 2 the measured gain i s depicted for several values of the tune voltage. The input current varies from --7SpA to 75@, which means that the modulation depth, defined by the ratio of the input current and the bias current I,,/I,, varies between -100% and 100%. The gain does not roll off for large values of the modulalion depth. This relies on two facts. First, the current division technique as described in [I] is valid in strong inversion as well as in moderate and weak inversion. Secondly, when M3 conducts, the 'current can flow from the left to the right branch and vice versa. In that case, the current through M1 and M2 is never zero even when the input current equals plus or minus I,. One can clcarly see that the linearity for the extremes, where V,,,,, equals -Vu and V,, is superior. Furthermore, when the tune voltage varies from .-O.2Vu to OV, the gain changes from a convex to a concave shape. This implies that the gain must be linear for a particular tune voltage. The tuning range i s determined by the aspect ratio of M1 and twice the aspect ratio of M3, due to the balancing. The minimum gain is equal to G,,,,, = 75475 + 2 x SO) = 0.43.
The T H D figures are given in Fig. 3 . The differential input current was generated by an on-chip V/I converter consisting of a poly-resistor and two op-amps. Again the bias current I, is 75pA. The input current has a frequency of 1 kHz and an amplitude of SO pA, so the maximum modulation depth i s 66%. The distortion due to the VII converter i s -71dB, which limits the distortion figure at point (i) (Fig. 3) Introduction: The plasma etching process has played a key role in integrated circuit manufacture for many years, and it becomes even more important nowadays as we enter the era of ultra-largescale integration. However, the etching rate and profile distortions of the small features were found to depend on the structure geometry and process conditions. The etching rate dependence on the feature size results in the necessity to do some, sometimes significant, overetching to achieve equal depths of the features with different sizes. This in turn increases the cost of manufacturing and makes the chips Vulnerable to damage due to overetching or failure to clear. Deviations from the desired profile can also lead to considerable yield reduction. As a result the dependence of the etching rate and profile on both the feature size and the process conditions has been widely discussed in the literature [ 
Fig. 1 Sciieniutic diiigravi of etching geomvtiy considered in this Letter
.Ymzerjcd upproaclz: In this Letter we present the results of twodimensional simulation of the local charge buildup caused by plasma etching of a trench in the dielectric material. The MonteCarlo procedure was employed in which particle trajectories were calculated in a self-consistent electric field. The schematic diagram of the structure considered in this Letter is shown in Fig. I . Periodic boundary conditions were used at the right and left boundaries of the modelling region. This is consistent with the geometry of some typical submicron structures, for example, memory chips. The potential of the metallic substrate was set to zero. Particles were generated at the top boundary of the simulation region. We took into consideration only electrons and positively charged ions. Electrons had an isotropic angle and Maxwellian velocity distribution. Ions were considered to hnve 8-function-like energy distribution and velocity direction normal to the surface. In our simulation we assumed the dielectric material to be perfectly insulating. We did not take into account any kind of possible charge transfer by means of the surface or bulk current or surface discharge because details of these processes were not clear. In other words, the particles impinging the surface of a dielectric were considered to remain at the point where they hit the surface. Although our model did not include any material-specific parameters. in the following discussion of our results we refer to the case of SiO: etching as one of the very important processes in semiconductor manufacturing.
Resuits urd discussion: To investigate the effects of differential charging we simulated potential and surface charge distributions in the structure depicted in Fig. 1 . For our simulation we have chosen the trench depth D , = 1 . 2 p , width W, = 0 . 3~ and the thickness of an insulator at the trench bottom, D2 = 0 . 4~; the distance between the neighbouring trenches, W2, was set to 0.3pm. The dielectric constant of the insulator was chosen to be equal to 1. Ions were considered to be lo4 times heavier than electrons, while the absolute value of the ion charge was equal to that of an electron. Electron thermal energy and ion energy were equal to 3eV and 100eV, respectively. The distance between the surface of the dielectric material and the top boundary of the simulation region was set to 31.". At this distance the electric field can already be considered as one-dimensional in the case of the simulated structure geometry [5] , so that such truncation of the simulation region is justified. Calculated distributions of the potential and charge of the trench surface are shown in Figs. 2 and 3, respectively. Fig. 3 shows that the bottom of the trench is charged
